XFree86 releases later than 4. By default it is assumed that there are 6 significant bits in the RGB representation of the colours in 4bpp and above. Drivers may also be available for free directly from manufacturers’ websites. The xx chipsets can use MMIO for all communications with the video processor. A general problem with the server that can manifested in many way such as drawing errors, wavy screens, etc is related to the programmable clock. Please read the section below about dual-head display.

Uploader: JoJojar
Date Added: 25 May 2010
File Size: 29.67 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 62441
Price: Free* [*Free Regsitration Required]

So for unexplained problems not addressed above, please try to alter the clock you are using slightly, say in steps of 0. On a cold-booted system this might be the appropriate value to use at the text technologes see the ” TextClockFreq ” optionas many flat panels will need a dot clock different than the default to synchronise.

Firstly, the ct chipset must be installed on a PCI bus. The server will then allow the mode to occupy the whole x LCD. In general there are two factors determining the maximum dotclock. The server itself can correctly detect the chip in the same situation.

It is possible to use the fixed clocks supported by the chip instead by using this option.

However if you do try this option and are willing to debug it, I’d like technologids hear from you. This may be related to a bug in one of the accelerated functions, or a problem with the BitBLT engine. For chipsets that support hardware cursors, this option enforces their use, even for cases that are known to cause problems on some machines.


Download driver Chips and Technologies (Asiliant)

It also includes a fully programmable dot clock and supports all types of flat panels. Therefore to use this option the server must be started in technolgoies 15 or 16bpp depth.

This option forces the server to assume that there are 8 significant bits. However there are many older machines, particularly those with x screen or larger, that need to reprogram the panel timings.

When constructing a modeline for use with the Chips and Technologies driver you’ll needed to considered several points.

Hi-Color and True-Color modes are implemented in the server. The chipset has independent display channels, that can be configured to support independent refresh rates on the flat panel and on the CRT. The authors of this software wish to acknowledge the support supplied by Chips and Technologies during the development of chipx software.

The amount of ram required for the framebuffer will vary depending on the size chps the screen, and will reduce the amount of video ram available to the modes. Chipx is believed that this is really just a with a higher maximum dot-clock of 80MHz. Note that linear addressing at 1 and 4bpp is not guaranteed to work correctly.

These options can be used to force a particular clock index to be used.

Chips and Technologies Video Drivers Download

There has been much confusion about exactly what the clock limitations of the Chips and Technologies chipsets are. However, as the driver does not prevent you from using a mode that will exceed the memory bandwidth of thebut a warning like.


This is a small and long-standing bug in the current server. The ct supports dual-head display. This might further reduce the available memory. If this is a problem, a work around is to remove the ” HWcursor ” option. Intergraph Computer Systems To be Filled based Use caution with this option, as driving the video processor beyond its specifications might cause damage.

Information for Chips and Technologies Users

It doesn’t occur under UnixWare 2. You are probably using a dot clock that is too high or too low ; it is also possible that there is interference with a close MCLK. If it is a standard mode and frequency that your screen should be able to handle, try to find different timings for a similar mode and frequency combination. This is the first chip of the ctxx series to support fully programmable clocks.

The effect of this is that the maximum dot clock visible to the user is a half or a third of the value at 8bpp.